Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

## IN THE CLAIMS:

Please amend the claims to read as follows:

- 1. (Previously Presented) A circuit comprising
  - a first three-to-two reducer;
  - a second three-to-two reducer directly connected to the first three-to-two reducer;
  - a first clock input connected to the first three-to-two reducer to receive a first clock signal; and
  - a second clock input connected to the second three-to-two reducer to receive a second clock signal that is delayed from the first clock signal.
- 2-3. (Cancelled).
- 4. (Previously Presented) The circuit of claim 1, wherein the delay between the first clock signal and the second clock signal is approximately the delay of an inverter with a fanout of 2.
- 5. (Currently Amended) The circuit of claim 1, wherein the four to two reducer circuit further comprises two set-reset latches to convert the outputs of the second three-to-two reducer to static logic.
- (Previously Presented) The circuit of claim 1, wherein the first and second threeto-two reducer both comprise a symmetric carry generate gate.
- 7. (Original) The circuit of claim 6, wherein the symmetric carry generate gates have a first evaluation block of transistors and a second evaluation block of

592597\_1.DOC - 2 -

DEC-07-2005 16:05 KENYON KENYON 14089757501 P.10/50

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

transistors, wherein the first evaluation block and second evaluation block each have the same number of transistors.

- 8. (Original) The circuit of claim 7, wherein the symmetric carry generate gates have six data inputs, and wherein the gate of each of the transistors in both the first evaluation block and the second evaluation block is connected to one of the six data inputs.
- 9. (Original) The circuit of claim 6, wherein the first evaluation block comprises a plurality of transistors connected in a parallel relationship to each other and a plurality of transistors connected in a serial relationship to each other, wherein the second evaluation block comprises a plurality of transistors connected in a parallel relationship to each other and a plurality of transistors connected in a serial relationship to each other, and wherein the second evaluation block has the same number of transistors in said parallel relationship as the first evaluation block and the same number of transistors in said serial relationship as the first evaluation block.
- 10. (Currently Amended) A circuit comprising:

a first differential domino three-to-two reducer having three differential inputs and two differential outputs, wherein the first differential domino three-to-two reducer has an input to receive a first clock signal; and

a second differential domino three-to-two reducer having three differential inputs and two differential outputs, wherein one of the differential inputs of the second differential three-to-two reducer is connected to a differential output of the first differential three-to-two reducer, —wherein the second differential domino three-to-two reducer has an input to receive a different clock signal.

11. (Previously Presented) The circuit of claim 10, wherein there are no static stages between the first and second differential domino three-to-two reducers.

592597\_1.DOC - 3 -

DEC-07-2005 16:05

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

12. (Previously Presented) The circuit of claim 10, wherein the first differential three-to-two reducer comprises:

a differential exclusive-OR (XOR) gate having three differential inputs and a differential output; and

a differential carry generate gate having three differential inputs and a differential output.

- 13. (Currently Amended) The circuit of claim 12, wherein the three differential inputs to the carry generate gate comprise three true inputs and three complement inputs, and wherein the Miller coupling for the true inputs is equal to the Miller coupling for the complement inputs.
- 14. (Currently Amended) The circuit of claim 13, wherein the differential output of the carry generate gate comprises a true output and a compliment complement output, and wherein the output drive strength for the true output is the same as the output drive strength for the complement output.
- 15. (Currently Amended) The circuit of claim 12, wherein the load for the true inputs to the carry generate gate is the same as the load for the complement complement inputs, wherein the pull down strength for the true output is the same as the pull down strength for the complement output, and wherein the pull down strength for the true inputs is the same as the pull down strength for the complement inputs.
- 16. (Currently Amended) A circuit comprising:
  - a plurality of data inputs comprising three true inputs and three complement complement inputs;
  - a differential exclusive-OR (XOR) gate having six input ports each connected to one of said plurality of data inputs; and

592597\_1.DOC - 4 -

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

a differential carry generate gate having six input ports each connected to one of said plurality of data inputs, wherein said differential carry generate gate comprises a precharge block, a first evaluation block connected to said three true inputs, and a second evaluation block connected to said three complement inputs, wherein the first evaluation block and second evaluation block each have a plurality of transistors, wherein each of the transistors in the first evaluation block are part of a transistor stack, and wherein the number of transistors in each of said stacks is the same.

- 17. (Original) The circuit of claim 16, wherein the carry generate gate includes a first transistor connected to ground to provide a path to ground.
- 18. (Cancelled).
- 19. (Currently Amended) The circuit of claim 17, wherein the carry generate gate has a true output and a compliment complement output, wherein the three true inputs comprise a first true input, a second true input, and a third true input, wherein the three compliment complement inputs comprise a first complement complement input, a second complement input, and a third compliment complement input, and a third compliment complement input, and wherein the first evaluation block comprises:
  - a second transistor and third transistor each having a drain connected to the first transistor and a gate connected to the first true input;
  - a fourth transistor having a drain connected to the first transistor and a gate connected to the second true input;
  - a fifth transistor having a drain connected to a source of the second transistor, a gate connected to the second true input, and a drain connected to the complement complement output; and
  - a sixth transistor having a drain connected to a source of the fourth transistor, a gate connected to the third true input, and a source connected to the semplement complement output.

592597\_1.DOC - 5 -

DEC-07-2005 16:06

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

20. (Currently Amended) The circuit of claim 19, further comprising:

a seventh transistor and eighth transistor each having a drain connected to the first transistor and a gate connected to the first compliment complement input;

a ninth transistor having a drain connected to the first transistor and a gate connected to the second <del>compliment</del> <u>complement</u> input;

a tenth transistor having a drain connected to a source of the seventh transistor, a gate connected to the second compliment complement input, and a drain connected to the true output; and

an eleventh transistor having a drain connected to a source of the ninth transistor, a gate connected to the third compliment complement input, and a source connected to the true output.

21. (Currently Amended) A method comprising:

receiving three pair of true and compliment complement data bits at a first differential domino three-to-two reducer;

outputing a first pair of true and <del>compliment</del> <u>complement</u> sum bits from the first three-to-two reducer to a second differential domino three-to-two reducer during the evaluation phase of a first clock;

receiving a fourth pair of true and <del>compliment</del> <u>complement</u> data bits at the second differential domino reducer; and

outputting a second pair of true and compliment complement sum bits and a pair of true and compliment complement carry output bits output during the evaluation phase of a second clock that is delayed from the first clock.

22. (Currently Amended) The method of claim 21, wherein the first pair of true and empliment complement sum bits are outputted directly to the second three-totwo reducer from the first three-to-two reducer.

592597\_1.DOC - 6 -

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

23. (Currently Amended) The method of claim 22, wherein providing the first true and complement complement sum bits to the second three-to-two reducer comprises:

outputting the first true and compliment complement sum bits to an exclusive-or (XOR) gate; and

outputting the first true and compliment complement sum bits to a symmetric carry generate gate.

24. (Currently Amended) The method of claim 21, wherein the method further comprises:

receiving the second true and compliment complement sum bits at a first latch;

outputting a true sum output from the first latch;

receiving the true and <del>compliment</del> <u>complement</u> carry output bits at a second latch; and

outputting a compliment complement sum output from the second latch.

25. (Currently Amended) A circuit comprising a domino four-to-two reducer, wherein the four-to-two reducer comprises:

a first three-to-two reducer that comprises a first logic gate, the first logic gate comprising a first evaluation block and a plurality of outputs, the first evaluation block comprising N-channel metal-oxide semiconductor transistors; and

a second three-to-two reducer that comprises a second logic gate, the second logic gate comprising a second evaluation block and a plurality of inputs that are directly connected to the outputs of the first logic gate, the second evaluation block comprising N-channel metal-oxide semiconductor transistors;

a first clock input connected to the first three-to-two reducer to receive a first clock signal; and

592597\_1.DDC - 7 -

KENYON KENYON 14089757501 P.15/50

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

DEC-07-2005 16:07

Response to Office Action mailed July 16, 2004

a second clock input connected to the second three-to-two reducer to receive a second clock signal that is delayed from the first clock signal.

- 26. (Cancelled)
- 27. (Currently Amended) The circuit of claim 26 25, wherein the delay between the first clock signal and the second clock signal is approximately the delay of an inverter with a fanout of 2.
- 28. (Currently Amended) The circuit of claim 26 25, wherein the four-to-two reducer further comprises two set-reset latches to convert the outputs of the second three-to-two reducer to static logic.
- 29. (Currently Amended) The circuit of claim 26 25, wherein the first evaluation block and second evaluation block each have the same number of transistors.
- 30. (Currently Amended) The circuit of claim 26 25, wherein the first logic gate and second logic gate are both symmetric carry generate gates.
- 31. (Previously Presented) The circuit of claim 30, wherein the symmetric carry generate gates have six data inputs, and wherein the gate of each of the transistors in both the first evaluation block and the second evaluation block is connected to one of the six data inputs.
- 32. (Currently Amended) The circuit of claim 26 25, wherein the first evaluation block comprises a plurality of transistors connected in a parallel relationship to each other and a plurality of transistors connected in a serial relationship to each other, wherein the second evaluation block comprises a plurality of transistors connected in a parallel relationship to each other and a plurality of transistors connected in a serial relationship to each other, and wherein the second

592597\_1.DOC - 8 -

P.16/50

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

DEC-07-2005 16:07

Response to Office Action mailed July 16, 2004

evaluation block has the same number of transistors in said parallel relationship as the first evaluation block and the same number of transistors in said serial relationship as the first evaluation block.

33. (Currently Amended) A circuit comprising:

a first differential domino three-to-two reducer having three differential inputs and two differential outputs; and

a second differential domino three-to-two reducer having three differential inputs and two differential outputs, wherein one of the differential inputs of the second differential three-to-two reducer is connected to a differential output of the first differential three-to-two reducer, and wherein there are no static stages between the first and second differential domino three-to-two reducers, wherein the first differential domino three-to-two reducer has an input to receive a first clock signal and the second differential domino three-to-two reducer has an input to receive a different clock signal.

- 34. (Cancelled).
- 35. (Previously Presented) The circuit of claim 33, wherein the first differential three-totwo reducer comprises:
  - a differential exclusive-OR (XOR) gate having three differential inputs and a differential output; and
  - a differential carry generate gate having three differential inputs and a differential output.
- 36. (Currently Amended) The circuit of claim 35, wherein the three differential inputs to the carry generate gate comprise three true inputs and three compliment complement inputs, and wherein the Miller coupling for the true inputs is equal to the Miller coupling for the compliment complement inputs.

592597\_1.DOC - 9 -

DEC-07-2005 16:08 KENYON KENYON 14089757501 P.17/50

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

37. (Currently Amended) The circuit of claim 36, wherein the differential output of the carry generate gate comprises a true output and a compliment complement output, and wherein the output drive strength for the true output is the same as the output drive strength for the complement output.

38. (Currently Amended) The circuit of claim 35, wherein the load for the true inputs to the carry generate gate is the same as the load for the complement complement inputs, wherein the pull down strength for the true output is the same as the pull down strength for the complement output, and wherein the pull down strength for the true inputs is the same as the pull down strength for the complement inputs.

592597\_1.DOC - 10 -